

<b>Notice of References Cited</b>	Application/Control No. 09/576,956	Applicant(s)/Patent Under Reexamination RAGHUNATHAN ET AL.	
	Examiner Helen Rossoshek	Art Unit 2825	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,086,628	07-2000	Dave et al.	716/7
	B	US-6,178,542	01-2001	Dave	716/18
	C	US-6,289,488	09-2001	Dave et al.	716/1
	D	US-6,112,023	08-2000	Dave et al.	703/27
	E	US-6,097,886	08-2000	Dave et al.	703/23
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Lagnese et al., "Architectural partitioning for system level synthesis of integrated circuits", July 1991, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on□□Volume 10, Issue 7, Page(s):847 - 860
	V	Yen et al., "Sensitivity-driven co-synthesis of distributed embedded systems", 13-15 Sept. 1995, System Synthesis, 1995., Proceedings of the Eighth International Symposium on, Page(s):4 - 9
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.